Electrical Engineering Answers

Questions: 1 543

Answers by our Experts: 1 543

Need a fast expert's response?

Submit order

and get a quick answer at the best price

for any assignment or question with DETAILED EXPLANATIONS!

Search & Filtering

Design a bus system that can support 4 registers of 2 bits each. Explain why you created the bus in this method. Also explain how to gather data from this bus back into register.


Explain the methodologies of various type that can be used to manipulate bits in register. Elaborate with proper examples.


Design a 6:64 decoder with lower configuration of decoders of your choice, also explain what other possible options can be followed. If the diagram is far big, consider shorthand notations appropriately.


An 8-bit register contains the Hex value 58. What is the register value after an arithmetic shift right? Starting from the initial number 58, determine the register value i) after logical shift right ii) after an arithmetic shift left, and state whether there is an overflow not, explain through the proper diagrams.

A digital computer has a common bus system for 16 registers of 32 bits each. The bus is constructed with multiplexers. a. How many selection inputs are there in each multiplexer? b. What size of multiplexers are needed? c. How many multiplexers are there in the bus? d. Draw the block diagram for this computer common bus system design. 


Design a circuit that would be able to shift bits but also store them for a duration of time. Explain
what are the technicalities of such a circuit.

Explain the operation of a JK flipflop with a neat diagram. State how it can be converted into a T (toggle) Flipflop.


Suppose 8 bit registers have following contents X=00001111 Y=10101010 Z= 11011011 W=00110011 What will be the 8 bit values of each register after execution of following sequences of microoperations ? X ←

If F1 = ∑m(1,2,4,7) and F2 = ∑m(3,5,6,7), implement them using 3 to 8 line

decoder. Comment on their logic operations.


List the limitation of Encoder and explain how this can be rectified by Priority Encoder.

Design a 4:2 Priority Encoder given the priority D3>D1>D0>D2 where all Di’s are input to

the encoder.


LATEST TUTORIALS
APPROVED BY CLIENTS