Engineering Answers

Mechanical Engineering 2219
Electrical Engineering 1543
Civil and Environmental Engineering 1044
Chemical Engineering 846
Other 252
Material Science Engineering 57
3D CAD Modeling 51
Thermal Power Engineering 44

Questions answered by Experts: 6 056

Need a fast expert's response?

Submit order

and get a quick answer at the best price

for any assignment or question with DETAILED EXPLANATIONS!

Search

3. Figure shows the singly symmetrical cross-section of a thin-walled open

section beam of constant wall thickness t, which has a narrow

longitudinal slit at the corner 15. Calculate and sketch the distribution of

shear flow due to a vertical shear force S acting through the shear centre,

S and note the principal values .Also determine the position of shear

center. (10)

4. Draw the shear flow distribution for the cross-section shown in figure.

1. Determine the Moment of inertia for the singly-symmetrical cross-section.


Design a circuit that would be able to shift bits but also store them for a duration of time

find the general solution of the given DE (x - 2y)dx - (x - 2y + 1)dy = 0


A common bus system which is capable of transferring 2 bits at time with number of
registers are 4 each register is of 2 bit? Draw circuit diagram for this and also define how many
multiplexers are required and what will be the size of multiplexer with truth table Also explain
how to gather data from this bus back into register [10 marks]
A common bus system which is capable of transferring 8 bits at time with number of
registers are 2 each register is of 8bit? Draw circuit diagram for this and also define how
many multiplexers are required and what will be the size of multiplexer with truth table
Also explain how to gather data from this bus back into register

Show the hardware that implements the following statement. Include the logic gates for the

control function and a block diagram for the binary counter with a count enable input.

xyT0 + T1 + y’ T2: AR  AR + 1


A common bus system which is capable of transferring 2 bits at time with number of

registers are 4 each register is of 2 bit? Draw circuit diagram for this and also define how many

multiplexers are required and what will be the size of multiplexer with truth table Also explain

how to gather data from this bus back into register


Show the hardware that implements the following statement. Include the logic gates for the

control function and a block diagram for the binary counter with a count enable input.

xyT0 + T1 + y’ T2: AR  AR + 1


The 8-bit registers R1, R2, R3, and R4 initially have the following values:

R1 - 1111 0010, R2- 1 1 1 1 1 1 1 1 , R3- 1011 1001 , R4 1 1 101010

Determine the 8-bit values in each register after the execution of the following sequence of

microoperations.

R1 <-R1 + R2

R3<- R3 ^ R4, R2 <- R2 + 1

R1 <- R1 – R3


 Starting from an initial value of R in Hex is 47 determine the sequence of binary values in R after a logical shift-left, followed by a circular shift-right, followed by a logical shift-right and a circular shift-left. explain through the proper diagrams. 


LATEST TUTORIALS
APPROVED BY CLIENTS