As a designner you have to obtain results using resistors to follow equation :
R3 <- R1 + R2
What would be an appropriate circuit to do so and why
4 A hardware implementation is required for executing the following equations, draw proper diagrams to complete your results. [5 marks] 1- x+y+z+a.b : R3 <- R4-R5 2- a.c.b+d : R3 <- R4+R6
List the limitation of Encoder and explain how this can be rectified by Priority Encoder.
Design a 4:2 Priority Encoder given the priority D3>D1>D0>D2 where all Di’s are input to
the encoder.
design a bus using multiplexer and demultiplexer where sending processor registers are of 4 bits and receiving memory unit is having two of four bits to store incoming data
As a designner you have to obtain results using resistors to follow equation :
R3 <- R1 + R2
What would be an appropriate circuit to do so and why?
If F1 = ∑m(1,2,4,7) and F2 = ∑m(3,5,6,7), implement them using 3 to 8 line
decoder. Comment on their logic operations.
A hardware implementayion is required for executing the following eqation draw proper diagrams to complete your results x+y+a.b :R3<-R4-R5