a hypothetical CPU 1 MIPS takes 4 clock cycles on the average for any instruction. the memory access time is 1 clock cycle for each word. what is the peak data transfer rate in cycle stealing mode?
a) 4 million words b) 2 million words c) 8 million words d)none
Comments
THANK YOU.
Leave a comment